74373 DATASHEET PDF
Note: Data is maintained by an independent source and accuracy is not guaranteed. Check with the manufacturer’s datasheet for up-to-date information. 3-state Octal D-type Transparent Latches and Edge-triggered Flip-flops DM74LS 3-STATE Octal Details, datasheet, quote on part number: 74LS, 74LS Datasheet, 74LS Octal D Flip-Flop, buy 74LS, 74LS pdf, ic 74LS
|Published (Last):||5 June 2015|
|PDF File Size:||19.76 Mb|
|ePub File Size:||12.5 Mb|
|Price:||Free* [*Free Regsitration Required]|
OE is held tied to ground. A buffered output control input can be used to place the eight outputs in either a normal logic state HIGH or LOW logic levels or a high-impedance state.
Notify of all new follow-up comments Notify of new replies to all my comments. But when the OE is high the output will be in a high impedance state. Quote and Order boards in minutes on: Q outputs will be set to the logic states that were set up at. In the high-imped- ance state the outputs neither load nor drive the bus lines significantly. A buffered output control input can be used to place the. Devices also available in Tape and Reel.
Q outputs will follow the data D inputs.
– Octal D-type transparent latch; 3-state – ChipDB
Here is the Link for the datasheet kindly take a look at the electrical characterstics, hope this helps. Frank Donald October 27, 2 Comments. Latest posts by Frank Donald see all.
The eight flip-flops of the DM74LS are edge-triggered. Order Number Package Number.
But when the Latch Enable Pin was pulled low, the data will be latched so that the data appears instantaneously providing a Latching action. The high-impedance state and increased high-logic level drive provide these registers with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for inter- face or pull-up components. Video games, blogging and programming are the things he loves most.
This IC operates with maximum of 5 V and widely used in many kinds of electronic appliances. On the positive transition of the clock, the. The output control does not affect the internal operation of. The high-impedance state and. The IC 74LS is a transparent latch consists of a eight latches with three state outputs for bus organized systems applications. I have 5V on D, but only get 3.
74373 Datasheet PDF
Fairchild Semiconductor Electronic Components Datasheet. On the positive transition of the clock, the Q outputs will be set to the logic states that were set up at the D inputs.
That is, the old data can be retained or new data can be entered even while the outputs are OFF. Frank Donald is an Electronics and Communication Engineer who loves building stuff in his free time. They are particularly attractive.
데이터시트(PDF) – Fairchild Semiconductor
That is, the old data can be. Do I need pull up resistors or does this sound like bad chips. The output control does not affect the internal operation of the latches or flip-flops. As we all know the operation of flip flop that any input to the D pin at the present state will be given as output in next clock cycle.
The following two tabs change content below. When the enable is taken LOW the output will be latched at the level of the data that was set up.
When the OE pin is low input data will appear in the output.